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Abstract 
The object of this work-. Is to develop and design a 
Tilcroprocessor based power monitor circuit tor use in 
office, commercial, or light industrial buildings. 
Voltage and current transformers with capabilities 
up to 277 V and 230 A respectivel.y are used to assure 
ease of installation and accurate measurement. 
After surveyinq the existing power distribution 
systems currently in use, and studying in detail the 
characteristics of the required instrument transformers, 
a circuit based on the Intel HO^l Microcomputer and the 
Exar Integrated System XR-2209 operation multiplier is 
developed. 
A detailed study of the effocts of harmonics in the 
measured current waveforms and flow charts for the 
microcomputer program are included. 
Both a detailed mathr.rnat.Jcal error analysis and an 
experimental study show that power measurements of 1.9 % 
accuracy are provided at powers up to 23 1 kw. 
1. Introduction 
This worK presents t-.ho development and design of a 
microprocessor based power monitoring circuit for use in 
office, commercial or light Industrial buildings. With 
the ever rising energy costs it is becorniny very 
important to institute automatic control of the energy 
usage in such buildings. An verv important component of 
any serious energy management system is the ability to 
accurately measure the flow of electrical power into the 
bull(31 ng. 
There are several features which are required in 
such a power monitor. First, the output of the power 
monitor circuit should he in digital form in order to 
easily interface with the remaining parts of the control 
system. Second, easy installation of the metering device 
is important. However, ordinary power meters have to be 
installed in the power lines. That is, the power lines 
have to be cut. This is quite inconvenient. 
Transformers can solve this problem and are employed for 
the voltage and current measurement of the power monitor 
circuit. Because of the importance of the transformers 
their characteristics are analyzed in detail later on. 
There are several Kinds of power distribution 
systems commonly used in office, commercial or light 
industrial  buildings.   Therefore, for the third feature 
the pover monitor circuit is designed to have the 
flexibility to mecisure powpr in different kinds of power 
distribution system. 
2. Power Distribution Systems and Power Measurement 
2.1 Common Power Distribution Systems 
There are several power distribution systems 
commonly used in office, commercial and light industrial 
buildings [1, 21. The frequency of all the systems is 
60 Hz in most cases.  Thes* systems are: 
(1) 12 0 v, slnyle-ph-Tse, 2-wj.re system (see Figure 
2-1): This is used for the smallest of facilities such 
as small residences, out-huildings and isolated small 
loads. This is also the arrangement of the usual branch 
circuit. 
(2) 120/240 V, single-phase, 3-.v.lre system (see 
Figure 2-2): . This is a commonly used system in many 
residences, small apartments =Jnd commercial buildings. 
The single phase transformer is center-tapped to 
establish a neutral. The neutral connection is always 
grounded. 
(3) 120/203 V, 3-phase, 4-wire system (see figure 
2-3): This system is the most widely used 3-phase 
arrangement for medium sized facilities. The neutral 
connection is connected to the s"Stem ground. 
(4) 277/130 V, 3-phase, 4-wlre system (see Figure 
2-4): This system is ideally suited for multistory 
office buildings and  large  single-level  or  multilevel 
1 
i 
Line A 
120 V 
Neutral 
—  System ground 
Figure 2-1:   120 V, single-phase, 2-wire systei 
Line A 
—  System  ground 
Figure   2-2:        120/2^0  V,   single-phase,   3-wire   system 
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Figure   2-3:        120/208  V,   3-phase,   4-wire   syster 
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Figure 2-4:   277/480 V, 3-phase, 4-wire system 
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industrial buildings. Many fluorescent lamps are 
designed to work: off 277 v. This is identical in 
configuration to the 120/208 V system. 
(5) 240/116 v, 3-phase, 4-tfire system (see Figure 
2-5): This is used only in very large commercial or 
industrial buildings. This system is again identical in 
configuration to the 120/208 V system. 
(6) 120/208/240 V, 3-phase, 4-wire delta system (see 
Figure 2-6): This system is used where the motor load 
represents a large part of the total load. One of the 
transformers is center-tapped to establish a neutral 
which is connected to the system ground. 
In this paper all wires, except the neutral, may be 
called lines and each line l.s dosignated as Line A, Line 
B or Line C. Sometimes the configuration of a system is 
expressed by using the number of lines. For example, 3- 
phase, 4-wire system may be called 3-phase, 3-line system 
or just 3-line system. 
2.2 Power Measurement 
Power is defined to be the time rate of flow of 
energy. The power in a one port circuit at any instant, 
called the instantaneous power p(t), equals the product 
of the instantaneous current, i(t), in the circuit and 
the instantaneous voltage, v(t), across its  terminal  at 
Line C 
I l I 
240V 4.16V 416V 
Line A T 
1 
24.OV 
,^JL 1 i 
240V 4-1 6V 
1 % Line B 
Neutral 
~ System ground 
Figure 2-5:   24-0/4.16 V, 3-phase, 4-wire system 
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Figure 2-6:   120/208/240 V, 3-phase, 4-wire delta system 
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that mo ne tit; that is, 
pCt) = vct)i(t) (2-1) 
The average power P, often just called power, is the time 
average of the instantaneous power in the circuit. If 
steady-state conditions exist., the power is given by 
P = 
T 
p(t) dt (2-2) 
0 
where T is the period of the Instantaneous power. 
Since tne voltage waveform of normal power 
distribution systems is 60 i?7. sinusoidal, only this 
voltage waveform is considered for the analysis of power 
in this work:. Thus, the instantaneous voltage of a 
system is expressed as 
V( t.) = Vm   C0S( u),t + e  ) (2-3) 
or 
v(t) = JT V  cos( u>„t + 9  ) (2-4) 
where Vm, V and 9 are the peat? value, the root-mean- 
square (rms) value and tho phase angle of the voltage of 
the system respectively and u>0=77ioft. Usually the current 
in power distribution systems can he assumed to be stable 
for some short duration because  the current  in such 
systems is not continually changing. Moreover, for this 
stable duration, the current in the systems can be 
assumed to be periodic with a period that is the same as 
that of the voltage of the systems. Thus, the stable 
periodic current for SO*IP duration is used for the 
calculation of the power for that miration. In this case 
the instantaneous power is also stable. 
The simplest case is one In which the current in a 
system is 60 Hz sinusoidal. the instantaneous current is 
expressed as 
i(t) = Im cos( Wo t ■♦ 9   ) (2-5) 
or 
l(t) = J2   I   cos( UJO t + tp   ) (2-6) 
where 1^, I and if are the peak: value, the rms value and 
the phase angle of the current. The power is calculated 
by usiny equations 2-1 and ?-2. The result of the 
calculation is given by 
P = T VWIM cosC SP " £ "> (2-7) 
or 
P = V I cos( y>  -  $  ) (2-fi) 
In this case the power is determined by V  (Vm),  I  (lm) 
10 
and  the  phase  angle difference between the voltage and 
the current of the system. 
Because of: nonlinear loads on Power distribution 
systems the current in the systems is generally a 
distorted A'ave. Because of pprlodJcity the current can 
be expressed by the Fourier spries, 
i(t) = I0 * 2L In cosf nw.t- + y„ ) (2-9) 
where l0   is the magnitude of the dc component and IM and 
y>n  are the peaic value and the phase  angle  of  the  nth 
harmonic  of  the  current. The instantaneous power is 
given by 
p(t) = Vwcos(u/„t + 0) <J„ + ZlnCOsCn w.tf fPnl} 
=    VwroCOS(W0t + ^) 
CO 
♦• XVmInCOS( W. f. + e)COS(ntJot+ tf>„) 
i    VmloCOSCuiet^) 
+ ^-Vmi, (cosCy, -0)+ms(2cu.t + #+0)} 
f jV„,r2 {COS(a)ot+tf2-^) >COS(3ttJ,t+ <?,+ #)> 
* jvMiM (cos(cn-n<u.t + y„-0) 
+Cnsf (n + l TuJott #,+ #)> 
(2-10) 
Tne po.ver is calculated bv integrating the  instantaneous 
power for the one period of 60 Uz, T0, to yield 
1 1 
P   =  ^r I     pCUdt 
To 0 
I      1'" 
=  —C        VMIoCos(to.t+0)rtt 
To
   JO 
+ j\     VMI,cosf<f>,-01dt 
+
 T VmI, coS(2u>„t + % +6) 4t 
*y   VMT4Cos(a;.t+S'2-5)rtt 
I 
+ Y|  vmT4cos(3ta.t+«fa+fl)dt 
V^T^cosCCn-l W.tt <fl,-0)dt 
vmTncos((n + l )wct+#,+ 0)dt 
2 To VmT, C0S(9W>dt 
= -£■ vwl, cos( y,-0) (2-tl) 
rTc 
where I cos CnujotfcOdt=0 is used. This equation shows the 
same result as the GO Hz sinusoidal current case, 
equation 2-7; that is, the power in power distribution 
systems is determined hy onlv the voltage waveform and 
the 60 Hz component of the current waveform of the 
systems.  Moreover, comparing equations 2-10 and 2-11 the 
12 
power  in po^er distribution systems is exactly the same 
as the dc component of the .Instantaneous power. 
For a system with more than two wires, there are 
many ways to connect loads. According to the discussion 
up to now, it seems that it may be troublesome to measure 
tne total power of such a svstem. Thus, a convenient 
tneorem of power measurement of a multlconductor or 
polyphase potfer distribution svstem is next introduced. 
"Blondel's Theorem: The total power delivered 
to a load system by means of n conductors is ■jiven by the algebraic sum of the indications of 
n wattmeters so inserted that each of the n wires 
cotalns one wattmeter current-coil, its potential 
coil bein^f connected between that wire and some 
point of the system in common with all the other 
potential coils; if that common junction of the 
potential leads is on one of the n wires, the 
total power is obtainable from the Indications of 
n-1 wattmeter elements. [31M 
Tn other words, the total power can be calculated from 
voltages between lines and the neutral (common) and the 
currents in the lines. Applications to the single-phase, 
3-wi.re system and the 3-phase, 4-wlre system are shown in 
Figure 2-7. The total po"*er of these systems are 
calculated by 
13 
1A 
IB 
I 
I 
i i 
vA 
~ System ground 
Lrine A. 
Line 
Neutral 
Load 
(a) single-phase, 3-wire system case 
lc 
-T-A 
1 
IB 
A 
7^ 
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I    v i 
Line   C 
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Line   P. 
vc 
Neutral 
"zr" System ground 
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(b) 3-phase, /{.-wire system case 
Figure 2-7:   Measurement for the total power calculation 
U 
(a)   single-phase,   3-w.iro  system  case 
P  = -i- VA iA-lt  + "^ 
rT„ 
Jo 
vB lBdt     ,  or (2-12) 
(b)   3-phase,   4-wlro  svstem  case 
T «T 
P
   = %|   'vAiA«   +^r\   'v.l.dt 0 ' ° J o 
To 
+ — vc icdt (2-13) 
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3. Transformers 
3.1 Transformer Equivalent Circuit 
The po.ver monitor circuit uses transformers for 
volta-ye and current measnrment of power distribution 
systems. There are several advantages of the use of. 
transformers. However, the characteristics of real 
transformers differ from these of ideal ones and are 
quite important factors for the nower measurement. In 
this chapter the characteristics, especially transfer 
characteristics, are discussed. 
Before real transformers are discussed ideal 
transformers are considered. The circuit representation 
of an iJeal transformer is shovn in Figure 3-1. There 
are two lossless windings, the primary with Np turns, and 
the secondary with Ns turns, and an ideal core whose 
hypothetical material has a linear B-H curve with 
infinite permeability. Under these conditions no leakage 
flux escapes from the core, and the total flux is 
proportional to the net magnetomotive force. The voltage 
and current relationships between the primary and the 
secondary are 
vs = ( Ns /Np ) vp = N vf (3-1) 
and 
16 
Figure 3-1:   Circuit representation 
of an ideal transformer 
A 
0 vP 
Figure 3-2:   Equivalent circuit of Figure 3-1 
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lp = C tfs/Mp ) is = K Is (3-2) 
where vp , vs , lp and is ATP the primary voltage, the 
secondary voltage, the primary current and the secondary 
current respectively, and n is the secondary-to-primary 
turns ratio, 
N = Ws/'4p (3-3) 
Using these relationships the various circuit elements 
can he referred to either as the primary or secondary by 
multiplying or dividing by the square of the secondary- 
to-printary turns ratio, Ua. For instance, the equivalent 
circuit of Figure 3-1 viewed from the primary circuit is 
sho'vn in Figure 3-2. 
Because of equations 3-1 and 3-2 the voltaoe or 
current of power distribution systems can be measured 
using ideal transformers. When the primary winding is 
connected between a line =md the neutral, the voltage of 
tne line is sensed by measuring the secondary voltage 
(see Figure 3-3). In this case the transformer is called 
an instrument voltage transformer or lust a voltage 
transformer, (VT). When the primary windinq is inserted 
in a line the current In the line is sensed by measuring 
the secondary current (sen Figure 3-3). Mote that the 
secondary load  in  this  case  should be resistive.  A 
18 
line 
T 
V 
neutral 
J7 
VT 
• *M 
CT 
VUUOJ-1 
ZL is 
• f 
RL 
N 
system ground 
Figure 3-3:   Instrument transformers 
in the power distribution system 
iron core 
wire of the power   i 
distribution system  > 
Figure 3-U'        Current transformer 
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transformer for this use is can.ed an instrument current 
transformer or Just a current transformer, (CT). In many 
cases an iron core vith a sRCnni^ry winding is used so 
that a wire in the system is encircled by this iron core 
and heco:nes the primary winding of a CT (see Figure 3-4). 
The primary binding of this CT 1s one, and the wire does 
not have to be cut. Insertion of a transformer affects 
voltage and current of the power distribution system 
since the secondary load of the transformer is also the 
load of the system. Therefore, the secondary load and N 
are cnosen carefully so that the effect of transformer 
insertion is reduced. 
There are several advantages to  using transformers 
In the po'A'er distribution system.  These are: 
- VT's permit low-vo]tage measurement of high- 
voltage systems. 
- CT's provide 3 means for reducing large values 
of current to lower values of current or 
voltage across the secondary load resistance. 
- Transformers suppLy the Insulation between 
po//er distribution systems and the power 
monitor circuit. Therefore, the power monitor 
circuit can be emploved safely. 
- Transformers  provide  a  high  degree  of 
20 
flexibility   in  locating  the  power  monitor 
circuit. 
A real transformer differs from an Ideal one in 
several respects. The Iron core is nonlinear, with 
finite permeability and hysteresis, and the windings have 
some resistance. '-Jot all the flux linking the windings 
goes through the core. The ^pproxinate linear equivalent 
circuit is sho»'n in Figure 3-5 fa). Because of the iron 
core's nonlinearity each element in the equivalent 
circuit changes when frequency, voltage or cirrent of the 
primary circuit changes. The resistances R ^p and 
Rws represent copper losses of the primary and secondary 
winding. The resistance Pc accounts for core losses 
caused by eddy currents and hysteresis. The reactances 
Xip and Xis represent the leakage reactances of. the 
primary and secondary winding. The magnetizing reactance 
Xw is caused by the magnetizing current. Both the 
leakage, and the magnet! z.1 ng reactance reflect the iron 
core's finite permeability. The transformer in the 
equivalent circuit is an idea] one. Figures 3-5(b) and 
(c) show the equivalent circuits with secondary or 
pri-mry elements referred to on the opposlt side. 
The behavior of a real, transformer at a certain 
frequency, voltage and current J -,  predictable  from  its 
21 
Rwp      j Xtp 
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—W-VV o 
Re jXn 
(a) equivalent circuit of a real transformer 
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Re iJXm 
(b) equivalent circuit with secondary elements 
referred to the primary 
Figure 3-5: Equivalent circuit of a real transformer 
(1 of 2) 
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referred to the secondary- 
Figure 3-5: Equivalent circuit of a real transformer 
(2 of 2) 
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equivalent circuit. when a certain frequency and 
magnitude of voltage (.current) J s applied to the primary 
winding, and a certain resl st zncs load is connocted to 
the secondary winding, the following characteristics can 
be noted: 
- The secondary voltage (current) is less than 
that of the ideal transformer case. 
- The secondary voltagp (current) waveform miqht 
be phase shifted a small amount from the 
primary voltage (current") waveform. 
Thus, unlifce the ideal transformer case, it is difficult 
to calculate the primarv voltane or current of the real 
transformer by measuring the secondary voltage or 
current. 
Consider the case in which real transformers ar.e 
used to measure the voltage or current of a power 
distribution system. Kirst, if will be assumed that the 
insertion of the transformer which is used for measuring 
the voltage or the current does not have any effect on 
the system. This is a good assumption because the load 
of the systen is usually a much more dominant factor of 
the voltage and the current of the system than that of 
the transformer. Therefor^, tne primary voltage or 
current of the transformer is the same  as  that  of  tne 
24 
system without this transformer. 
Because the voltage of a power distribution system 
is a steady 60 Hz sinusoid, one equivalent circuit is 
sufficient to describe the behavior of: the VT. Thus, the 
voltage of the system can be sensed by measuring the 
secondary voltage. The current of a system is generally 
a distorted **ave and varrios widely in magnitude. Since 
a transformer has different transfer characteristics for 
different frequency components, or different current 
levels, tne secondary current -vaveform of a CT can differ 
frotn the current waveform of the system. Jt is 
impossible to precisely determine the current of the 
system by measuring the secondary current of a CT. Some 
compensation circuit of the CT's transfer characteristics 
may be needed in order to employ the CT for the current 
measurement. 
3.2 Transfer Characteristics of current Transformers 
In this section the transfer characteristics of a CT 
are analyzed and experimentally verified. This work is 
required because current measurements of a power 
distribution system depends critically on the transfer 
characteristics of the CT. When the current of a system 
is measured by a CT the current of the system should be 
the  input of the CT, that is, the primary current of the 
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CT. The output o£ the CT is usually taken as the voltage 
across a load resistance connected across the secondary 
winding. Normally the primary 1s one turn. Thus, the 
transfer function, gain G and phase shift. d., between the 
primary current and the secondary voltage of the CT with 
one primary turn is considered. When the phase shift 
d is expressed by the time delay U the transfer function 
is given by GssU  . 
An Ampmbe Instrument Model SA60RM-1 CT is used for 
this analysis. The main features of this CT are as 
follows, 
- nominal primary current range: 0 - 300 A  (with 
one primary turn), 
- maximum  secondary output:  90 mA  (continuous 
duty), 
- secondary turns: 232S, 
- recommended secondary load; 30 JX   resistor. 
Two different methods are used to determine the 
transfer characteristics of this CT. One is based upon 
direct testing and the other upon calculations using the 
equivalent circuit. Although direct testing is 
sufficient, to determine the transfer characteristics of a 
particular CT, predicting the transfer characteristics 
using  the  equivalent  circuit ran be helpful for direct 
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testing. 
In the laboratory it is difficult to obtain 
0 - 300 A currents (the nominal primarv current rnnye of 
the CT) over the frequency ranap which is needed to test 
the CT directly. For convenience, the primary turns of 
the CT can be increased In order to decrease the 
secondary-to-priiiary turns ratio. with this approach 
smaller prinary currents are required to test the CT. 
Before the effect of changing the primary turns on 
the transfer characteristics of a CT is discussed the 
equivalent circuit of a CT is introduced [4], The 
equivalent circuit whose load is resistive is shown in 
Figure 3-6. This circuit is obtained from the one in 
Figure 3-5(c) whose parallel circuit of Rc2 and Xmi are 
changed to series form. The voltage and current are 
denoted in phasor form whose magnitudes are rms values. 
In this paper the capital letter of voltage or current 
with a bar denoted the phasor and the capital letter 
without a bar denotes the rms values. Moreover, the 
small letter denotes the Instantaneous value. These 
notations are understood, unless otherwise stated. For 
instance,  the  primary current  Ip  is  expressed  as 
Ip=IP 
iv 
Since  the  transformer in the equivalent circuit is 
ideal, the primary current Ip Is  transformed perfectly, 
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Ip N2RwP   jNJXLp  I| Is  jXLs  R ws 
/"BXV-V^A—--o- 
Ri 
Ip: primary current 
Is: secondary current 
I, : primary current referred to the secondary 
Ie: secondary excitation current 
VRL : secondary voltage 
Ee: secondary excitation voltage 
N: secondary-to-primary turns ratio 
Rwp + jXLp : primary winding impedance 
Rws + .JX|_S : secondary winding impedance 
Re+jXe: secondary excitation impedance 
RL: load resistance 
Figure 3-6:   Equivalent circuit of a current transformer 
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witn no  ratio or  phas? error, to the current T| , the 
primary current referred fn tn« secondary. 
Ii = Jp/tf (3-4) 
The secondary current Is, and the secondary exciting 
current Te , are determined by Ti and the circuit 
elements, irrespective of. the values of the primary 
winding impedance, Rwp and Xi.p . That is, the relation 
between the prinary current and the secondary current 
does not depend on the primary winding impedance. The 
number of the primary turns affects only the secondary- 
to-primary turns ratio N and the impedance inserted into 
the primary circuit by the CT. Thus, decreasing n can 
marce it possible to test th° CT with smaller primary 
currents than the nominal primary current, all with no 
effect on the transfer characteristics. 
Next, tne calculation of the CT's transfer 
characteristics from the equivalent circuit is discussed. 
In the equivalent circuit T| flows into the secondary 
exciting impedance, Re and Xe; this current is called the 
secondary excitation current, ~s . it is evident that the 
secondary excitation voltage Ee is a function of Te, 
Re and Xe. Mso, ls is a function of ~Ee and the 
secondary winding impedance, Rws and Xis , and load 
resistor RL .  Thus, once Te i   ne# *e, Rws» '<is and RL  are 
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determined Ip (I| ) and Is can bo calculated and therefore 
trie transfer characteristics between lp and Is. can be 
determined. Hecause of CT's noni inearity Re and Xe are 
functions of le/ and Rws and XLS are functions of Is. 
Using this equivalent circuit the transfer 
characteristics at various current levels of 60 Hz are 
determined. These transfer characteristics of the CT are 
important for the power measurement of the power 
distribution system. The reason is given later. First, 
several assumptions are made to facilitate calculation 
and measurement. One is that Rws is a constant for any 
reasonable current, levels of operation. Moreover, Rws at 
60 Hz is assumed to be the same as the dc resistance of 
Rws. Because of the skin effect nf conductors Rws Is a 
function of frequency. However, Rws at 60 Hz does not 
much differ from the ac resistance of Rws. Therefore, 
usiri'T the dc resistance of RWs in circuits operated at 
60 '\z does not introduce significant error. XLS is also 
assumed to oe a constant for any reasonable current- 
levels because Xis is smaller and more linear than Xe. 
Thus, measurement of Re and xe vs. le and XLS at 60 Hz 
can determine the CT's transfer characteristics at 60 Hz. 
The circuit used to determine Re» Xe and XLs is 
shovn in Pi'jure 3-7, where the primary is left open and a 
60 Hz  sinusoidal  voltago  source  E is connected to the 
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NsRwPjNaXlp    I, = 0           Is = le jXLs     Rws 
1:N "^  ^  
r—W^^P- A 
E£ 
Ie< V 
\ 
-^fflTwv—o 
jX6 
A      A 
v2 E 
<=— 
v, 
© 
R2 
60 
Hz 
Figure 3-7:   Circuit used to determine 
the excitation impedance and 
the secondary leakage reactance of the CT 
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secondary. Because tho primary is open, Ii is zero, 
Is equals le , and v"i equals Ee/f'. Jn this circuit 
voltages !\, VR2, V2 and V| can be measured. R2 and the dc 
resistance of Rws is measured directly. Ri is not 
necessarily equal to the secondary load resistance Ru. 
Fron these measurements Te, Re, Xe and Xts are calculated 
as follows: 
-i 
Te   =  vkz /R- 
&e   =  CV2 /Ie)cos[sin"'{fE-/v2 IslnUl-R 
Xe = y/fU'V.VleJ-Re 
= (FVTe)sinS-Xe 
(3-5) 
(3-6) 
(3-7) 
(3-B) 
where £ is the phase angle difference between ¥ and TR2 . 
The details of. these calculations are given in 
Appendix A. (Jsinq these calculated values the equivalent 
circuit for a certain secondary excitation current level 
is determined. The currents I| and Is can also be 
determined as follows: 
T5 = Ie/Ae>xt//cr<L+Pwsia + x£. 
li = \Alecos(|-iJ)+Is)1+ <Ies1nU-i>)>a 
d.  = sin"'{(Tp/I, )sln(£-im     , 
(3-9) 
(3-10) 
(3-tl ) 
wnere d   is the phase angle difference between J.s and I, , 
and 
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l)   =   tan"'(   XLS /(PWS + RL 1> 
£, =   tarf'c   JCe/Ke   ) 
and 
The positive d. tieans that Ts leads Ii. The details of 
these calculations are aqMn given in Appendix A. Then 
the primary current of the f"r "Mtn one primary turn, I pi , 
is yiven by 
Ipi = Ns li (3-12) 
The relation between the primary current Ipi and the 
secondary voltage V^L can be calculated. The recommended 
secondary load for the Amprobe SA60EN-1 CT is a 
30il resistor. Thus, the following work win assume this 
value load.  The gain G is given by 
G = 30 Is/I P1 (3-13) 
The phase shift equals d.   because vRL and ls are in phase. 
The positive d  means that VRL lead Tpi . 
The transfer characteristics at various current 
levels of 60 Hz, were determined by the method stated 
above. For the test circuit a 150.3X1 resistor was used 
as Rz and a 60 117., 120 v power line run through a step- 
down transformer was ns^d as the sinusoidal voltage 
source in the secondary circuit. The primary turns was 
set at 200, yielding N=l.1.625.   The  secondary winding 
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resistance, Rvvs^ '"as meas'irpd to be 174.5 Jl, which is the 
dc resistance value. The nominal secondary leakage 
reactance, Xis , at 60 Hz was determined to be tfto n. by 
averaging the calculated values at various current 
levels. The resulting transfer rharacteristic curves of 
gain G vs. the primary current Tpi , and phase shift d. vs. 
the primary current Ipi , are shown in Figures 3-11 and 
3-12 respectively. These transfer characteristic curves 
will be discussed later. 
Finally, the transfer characteristics of the CT were 
tested directly. The test circuit is shown in Figure 
3-8. To permit the use of small primary currents this is 
done by maKing the primarv turns equal to Np instead of 
only one. Tne primary current of the CT with one primary 
turn, Ipi , can he inferred from the measurement of VR; 
that is, 
Tpi = Np VRI /RI (3-14) 
and the phase angle of lpi  equals  that  of  VR! .   The 
secondary voltage, with a load of 30 A, VRL=3o, is given by 
VRL-3O= 30 VRL /RL (3-15) 
and the phase angle of. VRU30 equals that of VRL .  The gain 
G is then 
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Ip 
e 
VR, 
I Is 
4-^     rr-^ 
,1—vV (j>- 
^5> 
VRL 
+ 
RL 
I J 
CT under testing 
Figure 3-8:   Test circuit used to measure 
the CT's transfer characteristics 
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G = VRL«3«/Tpi (3-16) 
The  phase shift of.   equals that between vRI and VRL .  When 
vRL leans Tpi , oi.   is positive. 
The transfer characteristics at various frequencies 
were determined by direct testing. Resistors of 
3.8 JQ. and 31.6X1 were used as Ri and RL respectively. A 
sinusoidal *ave generator and a po*er amplifier were used 
as the po'ver supply in the primary circuit. The primary 
turns was fixed at 200. The resulting transfer 
characteristics, gain G vs. frequency, f, and phase Shift 
cL vs. frequency, are shown in Figures 3-9 and 3-10 
respectively. In each figure there are shown two curves 
snowing the characteristic at a different primary current 
level Ipi . Gain G and phase shift o(. are seen to be 
nonlinear functions of frequency f and current level Ipi. 
When the primary current is a distorted sinusoidal 
wave this CT can not transform the primary waveform to 
the secondary circuit perfpctlv. In this case it is 
impossible to determine the primary current precisely 
fro:n the secondary voltaye. 
The transfer characteristics at various current 
levels at CO Hz were also measured. Here resistors of 
5.1X1 and 31.612 were used as Ri and RL respectively. 
The  60 Hz,  120 v power line and a step-down transformer 
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.0116 - "•■" *••...     IPI   =   26   A 
01U 
.0112 
0110 
Ipi  =   105  A 
.0108 
JL J_ 
20 50 100 200 
f    [Hz] 
500 1 k 
gain  G  vs.   frequency f 
Figure  3-9:        Gain   of  the  SA60EN-1   CT 
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d.    [cleg] 
20   - 
15  - 
10 
.-    Ip,   =   2S A 
-    Ip,  =   105 *V 
Z&> 
-5 
•■-- ■»- 
20 50 100 200 
f   [Hz] 
500 1 k 
phase   shift  oL vs.   frequency  f 
Figure   3-10:       Phase   shift   of  the  SA60EN-1   CT 
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were used as the voltage suppiv lr» the primary circuit. 
Four different primary turns, ?on, loo, 50 and 20, were 
used to test the CT. Testlm at small current levels, 
using fewer primary turns, gives more reliable transfer 
characteristics of the CT. The resultino transfer 
characteristics, yain G vs. the primary current Ipi and 
phase shift d vs. the primary current I pi , are shown in 
figures 3-11 rind 3-1.2 respectively. Phase shift d. is 
shovn only for the Hp=?00 case since identical results 
are obtained for the lesser turns used. Thus, only phase 
shift d, when Mp equals 2oo, is sho'/n. These figures 
also show the calculated characteristics as determined 
from the equivalent circuit. The directly measured 
characteristics and the calculated ones sho* good 
agreement. Therefore, tb<* measurement is considered to 
be reasonable. An analysis of the effect of these 
transfer characteristics on the current measurement will 
oe done in section '1.3. 
Although different fT's nf the same model usually 
have slightly different characteristics, any CT of this 
Tiodel is assumed to have pyact.lv the same characteristics 
for convenience sake. 
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.0105 ~ 
Np= 20 
• calculated 
curve 
100 200 
Ipi [A] 
gain G vs. primary current Ipi 
Figure 3-11:   Gain of the SA60EN-1 CT 
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d [deg] 
measured curve 
NP = 200 
calculated curve 
••—•—•--.- 
100 
Ipi   [A] 
200 
phase   shift   oC vs.   primary  current   I pi 
Figure  3-12:       Phase  shift   of  the  SA60EN-1   CT 
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4. Power Monitor Circuit Overview 
4.1 Circuit Specification 
A fe^ target power distribution systems were 
selected as the first step In the design of the power 
monitor circuit. The power monitor vi11 be able to 
measure po^er in any of the following four systems: 
- 120 v, single-phase, 2-w.lre system, 
- 120/240 V, single-phase, 3-vire system, 
- 120/203 V, 3-phase, 4-wlrc svstem, 
- 277/130 v, 3-phase, 4-wlre system. 
This selection will cover  the  systems  in  the  typical 
office, commercial or light Industrial building. 
The current range of these target systems is now 
discussed. The range depends on the device used for 
current measurement, i.e. the CT. An Amprobe SA60E'l-l 
CT, whose transfer characteristics are determined in 
section 3.2, is employed. Thp specification of this CT 
shows that the maximum secondary current is 90 mA - 
continuous duty. The current in power distribution 
systems is often steady for some short period. 
Therefore, 90 mA is considered to he the maximum 
secondary current, Tsma)<. A ma resistor Is used as the 
secondary  lo=ii,  RL .    The  resulting maximum secondary 
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voltage, VRL(nftX, is compute* as VRLirtax=RL tSmax=2.7 IV], 
Consulting the gain curve in Figure 3-J1 sho#s that the 
gain G, at the high current levpi, IS 0.01163. Thus, the 
maximum primary current, Tpim*x, which induces V^rnax* is 
computed as Tpimax =vRi.max/n.01 1 63=?30 [A]. Instead of the 
nominal prinary current range of the CT, the current 
range 0 - 230 A is adopted qs thp primary current range. 
Therefore, the current range of the target systems is 
0 - 230 A. 
The range 0 - 230 A restricts only the rms value of 
the current. Since the rms value Hoes not have 
information about the peak value one more restriction on 
the current of the taroet systems Is made for 
convenience. The peak value of tne current is limited to 
325 A, •"'hich is tne peak v^lue nf the 230 A sinusoidal 
current. 
The voltage of power distribution systems varies 
slightly from the nominal value. Therefore, ±10 % of the 
nominal voltage is considered as a variable In the input 
of the circuit. The channe of the voltage may cause a 
change in the current. Thus, a ±10 % current is also 
considered a variable in the input of the circuit. 
Mext, outputs of the power monitor circuit are 
considered. The circuit displays total power of the 
power distribution system.  The pover of each line in tne 
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system, which is useful in ascertainlng the balance of 
the syste:n, is also displayed. The measured power is 
displayed in decimal format for easy reading. The range 
oC the power is 0 to 231,2*7 w. This maximum value is 
the total power in the 277/480 v, 3-phase, 4-wlre system 
with voltage of 10 % -ibovp the nominal value and current 
of 10 s above the maximum va]ue. Because of the wide 
range three significant digits with a floating decimal 
point are displayed. This output Indication shows the 
power in units of kW. The number of significant digits 
displayed depends on the measurement accuracy. This 
number of dibits will be decided after the measurement 
accuracy is further studied, usually three significant 
digits of pover are sufficient for most power 
distribution systems. 
Selection for the specific power distribution system 
being measured is done by manual switches. That is, the 
manual switches select the number of the lines and the 
voltage of the system. Moreover, the manual switches 
select which power option Is to be displayed; that is, 
total power or power of Line ^, Mne B or Line C. it may 
happen that the selectpd line whose power is to be 
displayed is not a part of the svstem under measurement. 
Tn this case, no-llne-Jndicatlon Is displayed. 
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4.2 Basic Circuit Diagram 
The basic DIOCK diagram of the power monitor circuit 
is sho*'n in Figure 4-1. This diagram is not the complete 
one because the transformer's transfer characteristics 
have not been considered. The complete block diagram is 
shovn after consideration of the transformer's transfer 
characteristics. Explanations of the building blocks of 
tnis diagram are now presented. 
(A) Voltage and current measurement circuit: This 
circuit measures voltage and current of the power 
distribution system. There are, at most, three lines in 
the power distribution system. According to the 
discussion in section 2.2 at most three pairs of voltage 
and current are needed to measure the total power in the 
system. A vr //hose maximum primary voltage is greater 
than 277 V can be used to measure voltages of 277 V and 
120 V on the line. Therefore, three pairs of VT's and 
~T's are employed. This conf 1 auration can also measure 
power in the 2-wJre and 3-vire svstem. 
The multiplier constants Kv and Kj are used for 
voltage trimming of the VT and c1 outputs to match the 
Input of the following power computation circuit. The 
constant Ky is controlled hv the manual switches because 
tne voltave of. the line in 12h v or 277 v. 
The peer monitor circuit measures power in one line 
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Voltage and current 
measurement circuit 
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Figure 4-1:   Basic block diagram of the power monitor circuit 
at a time. Three pairs of analog switches select one 
line at s time in rfh.ich the Power is measured. Since 
instantaneous power in the lines is stable for some 
duration, power in the lines remains constant for this 
rluratton. The "on" time of these switches should be 
shorter than this duration. These switches are 
controlled by the microcomputer, which is explained 
later. 
(to Power computation circuit: This circuit 
multiplies tne input voltages, Vv and vz , and extracts 
the dc component from this product. The constant M 
adjusts the output voltage of this circuit to match the 
voltage of. the input of the following digital computation 
and control circuit. 
According to the discussion in section 2.2, the 
power in poorer distribution systems equals the dc 
component of the instantaneous power of the system, which 
furthermore is determined only by the voltage waveform 
and the 60 Hz component of the current waveform of the 
system. Therefore, the outnut of this circuit, Vp , is 
proportional to the power in the system if inputs of this 
circuit satisfy the following conditions: 
- Vv  is  proportional to the voltage waveform of 
the system, 
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- the 60 dz component of Vx is proportional to 
that of. the current waveform in the system, 
- the phase angle difference between Vv and the 
60 Hz component of vj:,l.e. 6 , are the same as 
tnat of the voltage waveform and the 60 Hz 
component of the current waveform of the 
s/stem. 
However, the outputs of the voltage and current 
measurement circuit do not precisely satisfy the 
conditions above because of the transfer characteristics 
of the transformers. Additional circuits are needed to 
compensate for the transfer characteristics of the 
transformers. These additional circuits are discussed in 
section 4.4. 
(C) Digital computation and control circuit: In 
order to display the measured power in decimal format the 
output o£ the power computation circuit must he converted 
to digital form. Then the resulting digital, data is 
changed to the appropriate forrn for the following display 
circuit. There are several methods for this conversion. 
An analoj to digital (A/D) converter and a microcomputer 
are employed. The microcomputer also controls the other 
circuits. The operation of tne microcomputer is 
controlled by the manual switches. 
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(D) Display circuit-.: This circuit displays the 
neasured po*er in decimal format. That is, three 
significant digits and a fioatlm decimal point. The no- 
line-indication is also displayed. 
4,3 Transfer Characteristics of the Basic Circuit Diagram 
The block diagram In section 4-2 does not include 
circuitry to correct for the transfer characteristics of 
the transformers. The effect, and compensation thereof, 
of the transformers are discussed from the point of 
measurement accuracy in th*» next section. Although the 
circuit block diagram is not a complete one the transfer 
characteristics of this circuit block is now determined 
in order to facilitate the discussion in the next 
section. The final transfer characteristics of the 
circuit win be given aftpr the complete circuit block 
diagram is determined at the end of the next section. 
F'irst, the block diagram in Figure 4-1 is divided 
into two parts, the analoo part and the digital part. 
Let <\ be the transfer function of the analog part, and B 
tne transfer function of the digital part; that is 
vp = A P (4-1) 
an- 
P s   B Vpd. (4-2) 
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where P is the power in the pnrfer distribution system, 
P' is the output display o^ the po*er monitor circuit, 
and VPd is the digital representation of Vp. In order to 
reduce the measurement error B should be close to the 
inverse of A. However, A includps the nonlinear transfer 
characteristics of the CT. The B terrr, is constant unless 
additional circuits are used to inform the microcomputer 
of the overall current level in the power distribution 
system. That is, B is calculated from the inverse of A 
oy assuming constant gain and Phase shift of the CT's 
transfer characteristics. Tn this section only A is 
discussed. Consideration of R is left to the next 
section. 
The features of some circuits in the diagram have to 
oe selected in order to determine the transfer 
characteristics. The A/o converter converts a 
0 - m.2'1 v analog voltage to an 3-oit digital word. The 
input ranye of the power calcination circuit is 0 - 10 V 
and the output range is also 0 - 10 V. All other analog 
circuits also work over the voltage range 0 - 10 V, 
The block, diagram of the transfer characteristics of 
the analog part is shown in Ft mi re 4-2. In this diagram 
the V r is represented by the transfer function He-5"-?, 
vhere H is the gain and tp is thp time delay which causes 
tne  phase shift from the primary voltaae waveform to the 
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LA60 
Figure 4.-2: Block diagram of the transfer characteristics 
of the analog part 
secondary voltage waveform, A. Since the voltage 
waveform of trie power distribution system is 60 Hz 
sinusoidal, H and /3 are to* values -at 60 Hz. According 
to Lhe discussion in sections 2.7 and 4.2, Vp is 
determined only by the voltane waveform and the 60 Hz 
component of the current waveform of the system. 
Therefore, only the 60 uz component of the current 
waveform 1A6O *(K1 vt6o are considered. The transfer 
characteristics of the cr are also those at 60 Hz. 
Although the diagram shows onlv the case of Line A, 
exactly the same argument can oe used for the other 
lines. 
In this block diagram Vv and VI6o are expressed by 
Vv = H K.v vA (4-3) 
and 
vI6o =   G   Kjr    lj\6c (4-4) 
According to the discussion In spction 4.2 the output  of 
the power computation circuit, Vp, is given by 
vp = M Vv Vl60 cos 5 (4-5) 
where 6 is the phase angle difference between Vv and VI60. 
Using equations 4-3, 4-4 and 4-5, Vp is expressed as a 
function of VA , I^g0 and S,   i.e. 
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Vp   =   (   H   Kv   VA    )(   G   KX    TA60   )   M   COS  6 (4-6) 
Since 5 is not the phase difference at the input of the 
circuit, equation 4-6 is not the complete expression for 
tne transfer character isrl cs of the analog portion. The 
relation between 6 and the phase anale difference of 
VA and I/\6o will he constfiPftl and complete transfer 
characteristics will be given 1n the next section. 
Next, the constants in enuation 4-6 are discussed. 
F'irst, HKy is selected. The value of. VA is allowed to 
vary ±10 % from the nominal value, and the peak voltage 
of vv is .10 v. Thus, the following two relations are 
derived from equation 4-3; 
120   *   1.1   * J~2   *   H   Kvi,l0   =   10 , 
and 
2 77   *l.l*v/2"*HKvl277=in 
where UKv !,20  and HKV l277 are  the  values  of  HKy with 
120 V and 277 V systems.  Therefore, HKy is set to 
H Kvl,20 = 0.05357 (4-7) 
or 
II Kvl277 = 0.0237.1 (4-8) 
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'.'hen V/\ Is the nominal value .In hoth cases Vv is qiven by 
Vv = 6.42R (4-9) 
The GKi in equation 4-6 is calculated in the same 
•Tianner. When IA6o is the maxtmini allowable value of 
2.30M.1,   i.e.   253   A,   then 
G   Ki   =   0.02795 
The G equals 0.01163 for the ■naximurn allowable value 
of   I/\60(see   figure   3-11).     Therefore,   Kj   is  qiven   by 
Ki   =   2.4 (4-10) 
Next, the constant ['• is selected. The maximum Vp is 
10 v. This happens when hoth % and VI6o are maximum and 
8 is aero in equation 4-5. because the larqest peak 
voltages of Vv and Vi60 arp 10 V the following relation is 
derived from equation 4-5; 
( 10//T)( 10//2" ) M cos 0 = 10 
Therefore, 
'■1 = 0.2 
However, 
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'A   =   0..1967 (4-11) 
Is' adopted instead of 0.2. This value of M is selected 
to reduce the error of d.taital calculation since the 
microcomputer can only deal with a finite number of. 
dijits o£ data. Details of this argument can be found in 
the next section. In this case Vp still satisfies the 
output ratne of the power computation circuit. 
Using  equations  4-6,  4-7,  4-8, 4-10 and 4-11 the 
next two equations rare obtained.  For the 120 v system 
Vp = 0.02529 G VA IM0  cos S (4-12) 
For the 277 V system 
Vp   =   0.01096   G   VA   TA60 cos S (4-13) 
In both cases Vp with the nominal VA is given by 
Vp = 3.035 G IA6o cos & (4-14) 
where enuation 4-V> was uspd. 
4.4 Consideration of Current Transformer Nonlinear 
Transfer Characteristics 
The circuit block dianram in  Figure  4-1  is  valid 
when vv and Vj satisfy th*» conditions which are discussed 
in  section  4.2.   Hovevnr, Vv and Vj can not Precisely 
satisfy these conditions  because of  the  transformers' 
transfer characteristics. The transformers introduce 
measurement errors. The voltage of the pov/er 
distribution system is normally a steady sinusoidal wave. 
I'nerefore, the error caused by the VT is easily removed 
by additional circuits because uain and phase shift are 
constant. Ho.vever, the 60 t'z, component of the current of 
the system taKes on different magnitude levels. The 
transfer characteristics of the CT vs. the various 
primary current; levels are nonlinear. Therefore, the 
error caused by the CT can not be removed perfectly. In 
order to reduce the error additional circuits, which 
compensate the effect of the nonlinear transfer 
characteristics of the CT, are discussed. 
•V.I thoir.jh elimination of error is desirable, it is 
impossible to completely eliminate the error caused by 
the CT. •"■low a criterion of maximum allowable error is 
needed. The error caused by analog devices in the 
circuit, including the CT, is converted to the bit error 
of the digital data by the \/n converter. The output 
error of the pover monitor circuit reflects this bit 
error. Because of quantization hv the A/D converter, the 
error by analog devices does nnt necessarily cause the 
bit error. Conversely, r«i af.l v*»iy small errors caused by 
analog devices might cause the bit errors. It is 
meaningful to express the maximum allowable error  caused 
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by  Mnaloy  devices  in  forms  of  the  bit error of the 
divital data. 
At most one least significant bit (LoH) of error of 
the digital data Is allowPri t-.o be caused by the CT. This 
error causes at most one level error of the output of the 
circuit. The input ranne nf the A/D converter is 
0 - 10.24 V while the outnut is n-bit data. Therefore, 
the error of Vp caused hv the CT may at most be 40 mv, 
the weight o£ the I,SB. 
The following method 1s used to determine the 
measurement error of the deslnned circuit as caused by 
the CT. First, the transfer characteristics of the 
designed circuit is determined. Tn this case the analog 
part of the circuit is rpaarded -ns the ideal one with the 
exception of the nonlinear transfer characteristics of 
the CT. The transfer function of the digital part is the 
inverse of that of the analog part with constant gain G 
and phase shift d of the n. Th° output error of this 
circuit is caused only by th« transfer characteristics of 
the CT. Mow, one more circuit, the ideal circuit, is 
assumed. The transfer function of the digital part of 
this circuit is exactly t-nn sanne as that of the designed 
circuit. However, the transfer function of the analog 
part of this circuit 1s the inverse of that of the 
digital part.  Therefore, the output of this  circuit  is 
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an error free version of the power In the power 
distribution system. If the? designed and the ideal 
circuits were connected to the same power distribution 
system the difference between the output of the analog 
part of: the two circuits would cause the measurement 
error of the desiqned circuit. Therefore, this 
difference represents the error caused by the CT and 
should be less than the maximum alLovable error. 
An additional circuit which compensates for the 
phase shift of the VT and the CT is designed to reduce 
errors. In the block diagram in Fiqure 4.-2 the phase 
snift, of the VT, i.e. 5, is constant. The phase shift of 
the CT, i.e. oi, is a function of tne Primary current 
Level, which is shown in figure 3-12. However, at high 
current levels oi is constant at 4.3°. Now an additional 
circuit, a phase shifter, is employed following the CT. 
This circuit shifts phase bv -4.3°+fl. The block diagram 
is snown in Fiyure 4-3. Therefore, 6 in equations 4-12, 
4-13 or 4-1.4 is given by 
S
    = &60- &A   + od - 4.3C (4-15) 
where 9A and ^60 are the phase angles of the voltage 
waveform and the fiO i!z component of the current waveform 
of Line A respectively. The voltage of the line of the 
power distribution system js 1?n V or  277 v.   because 
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VA  >     He' ratp Kv 
LA60 Ge ■st* >     KX .sCtW-tp) 
>      LPF -> vP 
Figure 4-3:   Block diagram of the transfer characteristics 
of the analog part with the phase shifter 
different primary voltai«»s of the VT cause different 
phase shifts this phase shlf-t-er can compensate two 
different phase shifts which are controlled by the manual, 
switches. 
NCM the error of the circuit with the phase shifter 
caused by the CT is computed. The transfer 
characteristics of the analog part of this circuit is 
given by 
Vp = 3.035 G TA6o cos( yA6o- 6A  + <*- 4.3")   ,    (4-16) 
wnere equations 4-14 and <l-!5 are used. The transfer 
function of the digital part of this circuit uses 0.01163 
and 4.3° as G and oL, which are appropriate for the flat 
part of the CT transfer characteristic curves. These 
cnoices will eliminate errors caused bv the CT at high 
current levels. Therefore, the transfer characteristics 
of the analog part of the ideal circuit is qiven by 
Vpr = 0.03530 IA6ocoSf %6o  - 0A ) (4-1.7) 
where Vpi is the output of the analog part of the ideal 
circuit. Figures 4-1 and <i-5 show the error of. this 
circuit caused by the CT, Vp -vpI vs. IA6(?an1 Vp-Vpj vs. 
yA6o- 0A. Usually the power factor angle of the power 
distribution system is not greater than 60°, Therefore, 
values of. yA6o- $A  greater than  60°  are  not  calculated. 
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Figure  K-K-       Error  caused by the  CT 
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These corves show that the CT of this circuit causes 
errors greater than the maximum allowable error. 
However, at the current level auove 50 A the error does 
not exceed the Tiaxjmuir. allowable error. The gain fall 
off of the CT at the .low current levels would be the 
cause of most errors. 
One more circuit is now added. This circuit is 
designed for compensation of i-he gain drop of the CT at 
the low current level. This circuit detects the current 
levels less than 50 A in the nower distribution system. 
Therefore, the ni.crocomputer can use a different gain 
constant for trie CT at low current levels. In other 
words, the error at low current levels in Figures 4-4 and 
4-5 can oe reduced. This additional circuit is called 
the current level detector. 
The transfer characteristics of the analog portion 
of the circuit with the phase shifter and the current 
level detector are also aivnn by equation 4-16. The 
transfer function of the digital part of this circuit 
uses 0.01130 as the gain at the low current level. 
Therefore, the next equation, 4-18, gives the transfer 
characteristics of the analoa nart of the ideal circuit 
in the event that the current level is lo^er than 50 A. 
vpx = o.on30 iAeo cosryA60 - 6A   1 (4-1*) 
f>l 
For current levels hl-rhor than 50 A the transfer 
characteristics of the idp^.l circuit is the same as given 
by a luation 4-17. Figures 4-6 and 4-7 show the error of 
this circuit caused by the CT, i.e. Vp-Vpi vs. IA6o and 
Vp-Vpi vs. yAW-0A. These figures show that the error 
caused by the £T nevvr exceeds the maximum allowable 
error of 40 mV. 
For the complete bloc^ diairam of the nover monitor 
circuit the phase shifter and the current level detector 
are added to the basic circuit block: diagram. Figure 4-H 
5ho*s this complete circuit bloc'c diagram. The transfer 
characteristics of the analna part of this diagram are 
given by equation 4-16. This is also rewritten as the 
foil v-'ing: 
- for the .120 v  system 
Vp = n.O25^r:vATA6OcosC^o-0W-4.3'') ' (4-19) 
tor the 277 v system 
V?   =   0.01096GVA TA6ocosryA6o-0A+cM.3'>)    , 
(4-20) 
"here equations 4-12, 4-11 and 4-lTi are used. The 
transfer characteristics of the digital part are easily 
obtained  by modifying  and Invprting equations 4-17 and 
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Figure 4-8:   Block diagram of the power monitor circuit 
4-18. 
t'Jov the veiyht of. one bit of the A/D converter 
output is determined. First, the "eight of one bit for 
the 120 v systen at the low current level is considered, 
equation 4-17 is rewritten as 
Vpi = 0.0002053 VA TA60 cnsfyAS0 - QA 1 
= 0.0002853 P (4-21) 
The transfer function of. the dj.altal part is obtained by 
inverting the transfer function in the equation 4-21. 
Therefore, 
n' = ( 1/0.0002853 ) Vp 
Since 40 ,i'iV of the Vp is converting one bit, the digital 
representation of Vp , Vpd , equals Vp/0.04.  Thus, 
P' = ( 0.04/0.000285P U Vp/n.0 4 ) 
= 140 Vpd 
The constant HO is the weight of one bit in this case. 
The weights of one hit In other cases are easily 
obtained in the same manner. The weights of one bit for 
other situations are given in table 4-1. 
60 
IjJ.ne   voltage 
1.20 V 
711   v 
Current: level 
In'*: T <*0   A 
hlon: T ir>0 \ 
Weiqht 
low 140 W 
hinh 136 'V 
lo"? 32 3 w 
hinh 314 W 
Table 4-1:   Weight nt   one bit of the output 
of the A/n converter 
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5. Hardware Construction 
5.1 Voltage and Current Measurement Circuit 
The schematic of the voltagp and current measurement 
circuit is sho-vn in Figur* 5-1 . The circuits for Line n 
and Z  are the sane configuration as that of Line A. 
A '/T 'whose maximum primary voltage is greater than 
277 V is used for the volt-age measurement. In addition, 
the peak secondary voltage of this VT is greater than 
10 v when the primary volt^ne i.s 120 V. When the voltane 
of the line is 277 V thp switch a, is closed. When the 
voltage of the line is 120 v the switch b, is closed. In 
ooth cases the potentiometers are adjusted to make the 
peatc voltage of Vv equal to 9.0° V when the 60 Hz 
sinusoidal nominal voltage wavpforws are anplied to the 
primary vindin r- These aniustmonts set the proper values 
of tne constant Kv; that Is, the peak voltage of vv is 
10 V vhen the voltage of the system is 10 % above the 
nominal value. 
An Amprooe SAfjOKU-1 CT and a 30 SI secondary load 
resistor are used for the current measurement. An active 
first order lo*' pass filter (LPF) is employed after the 
Cl' as the amplifier and t-he nhase shifter. Because the 
input part of the LPF affects the secondary load 
resistance  of.  trie  CT n  voltage follower Js used before 
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Figure 5-1: Voltage and current measurement circuit 
(1 of 2) 
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the r.PK. 
Because the l.PF is employed the higher frequency 
components of; the input (the current in the power 
distribution system) AT?, damned and phase shifted more. 
However, the po^er can be accurate ly measured vhen the 
gain and phase shift at no uz are accurate known. When 
the voltage of the line is ?77 v the switches a2 , 63 and 
a4 are closed. When the voltaoe of the line is 120 V the 
switches 02 , b3 and b4 are closed. In both cases the 
rrain at 60 if7. from the inout of the voltage follower to 
": is adjusted to a Ki of ?. <\. This adjustment should be 
•nade hy connecting the power computation circuit because 
the input part of the power computation circuit affects 
this :ja.1n adjustment. The nhase difference between the 
outputs of the fiPP and the VT Is adjusted to zero when 
more than 100 A of the r,o H7. sinusoidal current and the 
nominal voltaye, which is in phase with the current, are 
applied to the CT and the VT. A current of more than 
100 A guarantees that the r.r is operated at the flat nart 
of its phase shift characteristic curve. The voltacre 
offset and input bias current offset adjustments are 
provided to nullify the outmit voltage for 7.ero input. 
National semiconductor LC'13';02 ana.loo switches are 
employed as the switches for the line selection. These 
devices c*n  operate with. ±10 v analog slonal levels.  The 
7 3 
digital input of this novice is designer! to accept TTL 
levels. These switches *re controlled by the 
.Tiicroco nouter. 
5.2 Power Computation Circuit 
Tne power computation circuit consists of an Exar 
Intejr-Jteri System XR-2208C operation multiplier. This 
-jevice contains an ana lor* Tijifj.pi.ier and an operational 
amplifier. 
The schematic of this circuit appears in Figure 5-2. 
The multiplier output V0 , i.o. the voltaae difference 
between pins I and 2, is the product of two input 
voltages: Vv ^nO Vi , and a gain constant. The 
operational amplifier part performs the function of a 
differential amplifier whose input, is V0 . The qain of 
the multiplier and the differential amplifier results in 
a yain constant '■! of 0.19f57. The 6.6 pP and 0.24 uF 
capacitors operate as a Lf'F which cuts off all high 
frequency ac components. The aaln constant M is adjusted 
oy the gain control potentiometer. The X offset and Y 
offset adjustments compensate for the output voltaae for 
a zero input and the output offset adjustment nullifies 
the outcut voita-je for a 7°rn innut simultaneously on the 
X an I V i nputs. 
The r.PF Is designed to extract the dc component; from 
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Figure 5-2:   Power computation circuit 
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the instantaneous power. Ho^pver, the ac components of 
the instantaneous power c=in pass through the LPF while 
sust.lining sor.e attenuation because the L.PF is not ideal. 
The ac ripple at the ontnut nf this circuit can cause 
■neasurenent errors. Sinc^ 60 "7 could be the lowest of 
the ac components of the instantaneous power, the cut off 
frequency of. the UPF is dr>sianeH to be 2.02 Hz. The aain 
at 60 Hz is then -!)8.9 aR. Tne magnitude of the 60 Hz 
ripple is determined by t^p 1?0 Hz component of the 
current in the power distribution system because the CT 
cannot pass the dc component (see section 2.2). Thus, 
theoretically the greatest magnitude of the 60 Hz 
component happens when the current in tne line is 230 A, 
.170 Hz. Kven in this rase the ripple at v is 22.3 mV 
peaK to peak:. This ripple? causes, at most, l bit error 
at tne output of the A/n converter. This ripple can be 
reduced oy changing the r.,r>r.- characteristics. However, 
reducing the ripple causes a long response time which is 
discussed next. 
The step response of: the r,PF determines the  minimum 
'on' tiTie of the line selection switches.  The "on" time 
of these switches should bo substantially longer than the 
settling tine of the output of the LPF, Vp. The settling 
tifne, zero to 95 % of the final value, is 0.3R sec. A 
tine  of one     second  is  substantially longer than this 
7 6 
settling time and is selerteH to be the "on" time of; the 
.line selection switches. Tn this case vp reaches 
99.996 % o£ the final vo.!t*ne. The "on" time of the 
switch shouli be shorter than tho duration in which the 
current in the line can be considered uncnanaed. One 
second is normally short pnmnh for this duration. The 
po^er of each lino is measured once every three seconds 
since there are, at most, thr^e lines. 
After construction, the l.PP was tested to 
experimentally measure both the gain at 60 Hz and the 
settling tine. The gaine at. fio nz was -54.4 dn and the 
settling tine was 0.31 sec. These results are still 
acceptable. 
5.3 Current Level Detector 
The current level detector measures the peak voltage 
ot: tne V'x 's 60 Hz component and then compares this 
measured voltage with a threshold voltage. This 
threshold voltage corresponds to the veaK value of a 
50 A, 60 Hz sinusoidal current on the line. If the 
measured voltage is less than the threshold voltage the 
output of this circuit is at the high level of the 
microcomputer Input volt-io**: i.e. it Is about 5 V. 
Otherwise, tne output is =»hout 0 V. This circuit 
consists of three parts: -i  b^nd  pass  filter  (HPF),  a 
7 7 
rectifier -:i n -J smoothing circuit, and a comparator. The 
schematic diaqran of this circuit is shown in Figure 5-3. 
The BPF extracts the fin. Hz component of Vj. The 
center frequency of this p.PF is 60 1(7. and the bandwidth 
is 12 Mz. Because the innut impedance of the BPF could 
load the Vx source a voit^ne follower is used before the 
BPF. The offset adjustment nullifies the output voitaqe 
of tne BPF to sero for Vx =n. 
Tne rectifier and smooth!m circuit chanaes the BPF 
output to dc voltaqe whose maanitude equals the oeaK 
voltage of the RPF outnut. The discharging current of 
the 0.1 uF capacitor is extremely small. Therefore, the 
response of the output of this circuit is very slow when 
the input changes from hi.nh voltaqe to low voltaaqe. In 
order to improve the resnonsp time a 3 V zenner diode is 
employed in the rectifier. This zenner diode confines 
the input voltage of this circuit so that the input 
cannot exceed 3 V. By uslm this zenner diode the 
current level detector resnonds to the chanqe of 
'/ within one second, the "on" time of the line selsction 
switches. 
The comparator portion commres the output of the 
rectifier and smoothina circuit 'vith the threshold 
volt-jye. Because the output of the rectifier and 
smoothing circuit has a rlnpl.^ the comparator Is desianed 
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741 7*£ 
to be * sctvnitt trigger type. '"N'hen V! is 1.37 V, 60 Hz 
sinusoidal the threshold voltqip control potentiometer is 
adjusted so that the output of the current level detector 
is at the transition between the hicjh level and low level 
voltage. This threshold voltaae corresoonds to a 50 A, 
60 :*z sinusoidal current in th» line. The output of this 
circuit is then fed to Tilcrocomputer. Therefore, the 
1.7 v rentier diode and the TTL nate, 7417, are used for 
the output part of the connarafnr. 
5.4 Digital Computation and Control Circuit 
The digital computation *nd control circuit is shornn 
in Figure 3-4. This circuit Is divided into two parts, 
the A/D converter and the microcomputer. 
The A/D converter converts tne output of the power 
computation circuit, Vp, into 8-bit binary data. An 
/vnnl03 Devices ADS70 8-bit A/h converter is employed, 
fne input ranje of thf> converter is 0 - 10.24 v. 
Therefore, the veiqht of nne bit is 40 rnV. The code 
transitions are between the bit weights shown in Figure 
5-5. The two potentiometer;; control the bit weights and 
code transtions. 
The data output circuit of the A/n converter is a 
tri-state configuration. When the A/n converter is in 
tne  stand-by state  the  data  output  pins  are in the 
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Figure  5-4:        Digital  computation  and  control  circuit 
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output code 
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11111110 
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00000010 
00000001 
00000000 
I 
0  40mV   120mV  200mV 
input voltage 
10.16V  10.24V 
Figure 5-5:   Transfer curve of the A/D converter 
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M Lqn-ifiiped-ince  (high-?)  state.    Holding the BLANK and 
COWKRT (B/~) pin high brings the A/D converter into  the 
high-/, state. in this state the DATA READY (OR) Din is 
high. '*nen the B/C pin is hromht low the conversion 
starts; but the r>f? and data output pins do not change 
states. A'hen the conversion is complete, in typically 
25 sec, the OR pin goes low and within 50 nsec the data 
output oins becoite active with the new data. When the 
3/C oin is driven high aoajn the A/0 converter enters the 
high-Z state within about 1 . Hi usec. This control 
sequence is performed by the microcomputer. The diagram 
of the sequence appears in FJ.oure 5-6. 
The microcomputer comnutes the power using the A/D 
converter output. Then, the microcomputer translates the 
poA-er which is to be displayed into 3-digit binary-coded- 
declmdJ. (BCD) data with a floating decimal point. This 
BCO data is the input of the display circuit. Tn order 
to perform this computation the microcomputer must have 
Knowledge of ,*'hich type power svsteii configuration one is 
dealing vith. The manual switches inform the 
'iiicrocoiiputer of this configuration and which power 
option is to DP displayed. The current level detector is 
used to inform the inirroro'innter whether the CT is 
carrying large or small currents. The microcomuter also 
controls   the   line   spiPcMon  swiches  and  the  A/D 
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start 
conversion 
B/C 
input 
blanks data outputs 
oo 
DR 
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holds data outputs 
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conversion time 
25us |< £ > 1 .5 /ts 
indicates data ready- 
data 
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blank (high-Z) 
data 
(one or zero) blank (high-Z) 
Figure 5-6:   Timing and control sequence of the A/D converter 
converter. Details of the commutation are discussed In 
chapter 6. 
An Intel 8051 s Inijle-romnnnpnt N-hit microcomputer 
is employed. This microcomputer has 4096 bytes of. 
program memory and 12fl byi-ps of data memory on the chip. 
The instruction cycle is onp microsecond when usino a 
12 MUZ crystal. This microcomputer can perform hardware 
•nultiples and divides in 4 usec. More information is 
provided by the user's manual f^i. 
There are 32 I/n oins configured as four 0-bit. 
ports, Port 0, Port 1, nort ? and Port 3. Fach pin can 
be individually and independent]v programmed as an input 
or output. Kach I/O pin has a D flipflop and an output 
driver as sho^n in Figures S.v^i and (b). The input 
operation can be performed bv the follo.vina: First, one 
uses an instruction which writes a "one" to an I/O pin. 
This forces the o flipflon to store the value on the I/O 
?in tfhich is applied r.>y external device. Then, one reads 
the 0 flipflop output. The output operation can be 
perfor-ned si;nply by writing a "one" or "zero" to an I/O 
pin. Because of the D CUnfinns the last value written 
on the fli.pf.lop is retainod on the I/n pin. 
Assijrriient of J/n ni.ns is sno'.vn in table 5-1. The 
role of Port 0 is to control other circuits. Port 1 is 
the  input port  from  th»>  i\/n  converter and manual 
05 
READ/ 
MODIFY/ 
WRITE 
INTERNAL 
BUS 
WRITE 
PULSE 
BUS 
CYCLE 
TIMING 
READ 
INPUT 
BUFFER 
INPUT 
BUFFER 
(a) I/O pin in Port 0 
READ/ 
MODIFY/ 
WRITE 
INTERNAL 
BUS 
WRITE 
PULSE 
READ 
INPUT 
BUFFER 
0k~4.0k 
I/O 
PIN 
PORT 1, 
2 OR 3 
INPUT 
BUFFER 
Note: One-shot activated for 
two oscillator periods on 
zero to one transition only. 
(b) I/O pin in Port 1, 2 or 3 
Figure 5-7:   Configuration of I/O pin of the 8051 
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port P i n function 
Port 0 pn.O input from fh? current level detector 
H: low current level 
L: hinh currpnt level 
PO. 1 input front OP of the A/D converter 
H: iiat-.T 1s not ready 
h:   data is ready 
P0.2 
PO.I 
PO. 1 
P0.5 
control of! the line selection switches 
swr.A  .swr.R  SWTJC 
P0.4    '1      L      H 
P0.5    h                H      H 
P0.6 control of n/C of the A/D converter 
II: do not convert 
t.: convert 
PO.7 control of the buffers of the manual 
switches 
H: hirrh lonedance state 
h:   acMvn sr=i.to 
Port 1 PI .0 
S 
PI.7 
input from hit outputs of the A/D 
converter 
P.I.7: MSR    P1.0: LSR 
PI.O input from th" manual switch indication 
2-wire system 
pi.l input from the manual switch indicatino 
3-wire system 
P1 .2 input from the manual switch indicating 
4-wire system 
Table 5-1:   l/n pin asslnnn.ent of the 8051 
(1 of 21 
U7 
port pin function 
Port I PI.3 input from the manual, switch indicating 
the voltage of the system 
H: 277 V     I..: 120 V 
PI.4 input from the <r<anual switch Indlcatinn 
that the outout 1.-? the total oower 
PI.5 input from the manual switch indicating 
that the out-nut \ <; the power of Line A 
PJ .* input from the manual switch indicating 
that tne output is the power of line R 
PI.7 input trom the manual switch indicatina 
that the outout i«; the power of Line C 
Port 2 P2.0 
S 
P7.3 
output of the hen low-digit 
P2.3: URN     P2.0: LRB 
P2. t 
P2.7 
output of the BCD mediu-n-diq.it 
P2.7: "Rh     P2.4: LSR 
Port 3 P3.0 
s 
P3.3 
output of thp ^C0 hi:jh-diqit 
P3.3: '-'Rn     P3.0: LSH 
P3.4 position of the decimal point when 
the ddta is nrpater than 10 kW 
P3.5 position of the decimal point when 
the data is greater than I lew 
P3.fi position of the dpcitial point when 
the data is smaller than 1 kW 
P3.7 no-line-indi cation 
Table 5-1:   T/0  pin assignment of the H051 
(2 of 21 
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switches. Ports 7 and 3 ^rp the output norts to the 
display circuit. Since tbn manual .switches use the same 
port as the A/n converter 741V.5 TTL trl-state buffer 
jates are employed. Thesp buffer :iat.es are controlled by 
pjn ''0.7. The output circuit of the A/0 converter is a 
tri-state configuration. The l/'.l pins, P0.6 and PO.l, 
are connected to the H/C oln and the UK pin of the A/n 
converter, and control the A/n converter. Pins P0.5 and 
P0.4 control the line selection switches. TTL 7408's and 
74Q4's are employed to convert codes on PO.s and P0.4 to 
the control signal of t^e llnp selection switches. The 
T/3 pin PO.O is trie input njn from the current level 
detector. Because the minimum inout low voltage of the 
nicrocoTiputer is -0.5 V the outnnt part of the current 
level detector uses a 74.1.7 TT'T, ante. 
The instruction cycle Is one microsecond. The pin 
EftWPD is held at a TTL hi. ah level because the 
•nicrocoiiputer has no external memory. In order to reset 
the .ntcroconputer at powering up the R3T/VPI) pin is 
connected to the f5 V power sunnl.y. 
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5.5 Display Circuit 
The display circuit disolays the measured power on 
three seven-sejiient i.FJD's. The Input of this circuit is 
a 3-dJyJt BCD data word -^nd the position of the decimal 
point. Phis circuit also shows the no-line-indication. 
The schematic of tin's circuit is shown in Picture 5-fl. 
In order to control, the seven-seqment LSH's 7447 TTL 
RCD-to-seven-se^nent decorders /drivers -ire used. The 
output confiquration of these devices is an open- 
collector configuration. Therefore, 220 fl resistors and 
co.n.'ion-anode seven-segment L^n's are used. The 7417 TTh 
open-collector buffers ^re employed to control decimal 
points of the seven-serpent TJED'S. The no-line- 
indtcation circuit uses the same configuration as the 
deciiial point control. 
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Figure 5-8:   Display circuit 
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6. Microcomputer Program 
6.1 Program Outline 
The program of th<> "ii crocomputer is discussed in 
this chapter. This program computes the oo^er in the 
power distribution system nna translates the computed 
ooiver to tne 3 CD form. TMs nrmram also controls other 
circuits; that ts, the line selection switches, the A/0 
converter and so on. Tnforrmtinn aoout the Intel «05i 
.T.icroco uputer can be found in th° user's manual [5, 61, 
The outline of. thp pronram is shown in the flow- 
chart in Figure 6-1. A loop In the frlow chart takes one 
second wnich is controlled bv tbe internal timtner, Timer 
0. This microcomputer is reset at powering un time and 
tnen the execution begins. Mov» each block of the flow 
chart is explained. 
The Eirst block, IVTTTATTnM, readies the special 
function registers, the user-defined flags and the status 
bytes, I/O ports and memories. The special function 
.registers are set so that Tim*»r 0, and the Timer 0 
interrupt, are enabled. Th.f» explanations of the user- 
defined flags and status hvtes Are given in section 6.3. 
Port o is initiated so that the A/n converter is in the 
stand-by situation and Lino A is connected to the power 
co:noutat.ion circuit.   Ports 2 and 3  are set to display 
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C  ,«;TA»T ~) 
JMTTTATTP" 
-* 
VATT 
_ilL 
PRRP.ARP   PATCHING 
MQ-fii;-/^- 
f'OICATTnr.' <r 7RS 
nT?;Ai<Y-nrn CDMVKRSTON 
MriDTFJCATTn'J   FOR   DIITPUT 
/ DT5UM,/\Y  / 
Figure 6-1:   nut-lino of the proaram 
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zero.    All  the  memories for neasured power are set at 
zero. 
The .-MIT block halts the execution until one second 
has passe.I since the last time the execution of the loop 
beyan. ')ne second is the chosen interval £or the power 
t> e a s u r e M e n t s . 
The PRF.PAHF. FKTCHIf'n Mock sets the user-defined 
flajs and satus bytes in orenaration for fetching the 
output: of the A/0 converter. This blocic examines the 
manual switches and decides the memory location which is 
to be addressed when the nower is to be displayed. This 
slock also decides whether the no-line-indication is 
needed or not. 
Depending upon the configuration of the power 
distribution system, the nnrpher of the lines is 
iifferent. Because power of each line is ;neasured every 
three seconds the microcomputer does not have to measure 
sower every second for the one or two line system. The 
SYSTEM BRANCH block decides whether or not to read the 
h/D converter or wait until it is time to do so. Table 
6-1 shoe's the criteria of branch!na. 
The FF.TCH DATA block controls the A/n converter and 
fetches the output of the A/n converter. This block also 
examines the output of the current level detector. The 
memory location tor measured nover is also selected. 
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system 
destination of SYSTEM BRANCH time to calculate 
the total power 1st second w 2nd second w 3rd second * 
1-line system FETCH DATA NO-LINE- INDICATION? 
NO-LINE- 
INDICATION? 1st second * 
2-line system FETCH DATA FETCH DATA NO-LINE- INDICATION? 2nd second * 
3-line system FETCH DATA FETCH DATA FETCH DATA 3rd second 4t 
tt
 NOTE:    The overall cycle of time of the program is 3 seconds. 
1st second, 2nd second and 3rd second mean the 1st, 
the 2nd and the 3rd second of this cycle time 
respectively. 
Table 6-1:   Destination of the SYSTEM BRANCH block 
and time to calculate the total power 
In order to prepare for the next "le^surement the 
rOMMKCT ■•ir-:xr r, IMF. block controls the line selection 
sviches t:o connect the line whose power is to >">e measured 
n e x t. 
According to the discussion in section 1.4 the power 
in a line is the product of tn* fetched binary data and 
trie weirjht of: a bit. The CALC'JI.A'rr-: POWKR block, 
calculates this [>rorli)ct, I.e. the opwer of a line, usinq 
the welnht listed in Table *~?. The calculated power is 
stored in ••'leinory A'hose location was decided in the FETCH 
DATA block.. The total power is calculated every three 
seconds. If it is time for calculating the total power 
the total pover is also dntrerml neci. The time for the 
total po'"er is decided according to Table f»-l. 
(Jp to now the proora-n calculates power in binary 
form. Vow the process of retrieving the data for disnlay 
is considered. First, the no-line-indication is 
considered. If. the no-1 in"-1 ndi cat ion is needed then the 
display of power is not needed. Therfore, in this case 
it is decided to display the no-iine-indication and skip 
tne blocks which display power. Otherwise it is decided 
to .70 to the following blocks which disnLav power. This 
is perforated in the blorks, Mri-1, [UE-Ifin JCftTinu? an(j un- 
LIVF-liJDtCM'I.'i:;. 
The power to be displayed is stored  in  the  memory 
9fi 
*hose location was decided j.n th" PRFPARF, FETCHING block. 
This data is in blnarv for*. Since the output of the 
iiicroconputer is in RCP form a hinary-^CP conversion is 
needed. This conversion is performed in the BTUARY-BCD 
Cn.WKFSTOW block:. in this nronrnm a special scheme is 
employed to perform this conversion. This is explained 
in the next section. 
The output of the mirrocomntiter is in a three-diqit 
PCh code with a floatina decimal point at the kW unit. 
The 'lOPIFICATro'J FOF .'WTUMT block; selects the oroper 
tnree, out of. six, significant digits and the position of 
the decimal point. 
Finally, trie DISPLAY block sends the output to the 
display circuit. After this block the excution returns 
to the P.IT block. 
6.2 Binary to BCD Algorithm 
The algorithm which is used in the BIMARY-fiCD 
CONVERSION block in Figure 6-1 is exolained next. This 
algorithm is designed for that block alone. That is, the 
80S1 inicroco.nputer instruction set is used and the 
lengths of the ninary anJ the RCn data are restricted by 
the use of that block. 
First, the length of the binary and the BCD data are 
considered.    The  binary  data  is  the  product of the 
m 
fetched lata and the •vpirtht of a bit. Therefore, the 
largest binary *-ord occurs In a T-phase system when the 
fetched data is At a nax.l'ni.im and the weight is also a 
naxinum.  The largest binarv wor-i is then 
3 * 250 * *23 = 242250 
This is an 13-oit data word in binary representation. An 
R051 .TiCTiory is only one bvte lonn (R-bits). Therefore, 
the largest binary word uses 3 bytes. The BCD 
representation of this data Is ohvlously 6 diaits long. 
Therefore, tne algorithm shond be able to convert 18-bit 
(3-byte) binary data into rt-dlait SCO data. 
This algorithm employs a number of multiplication 
and division instructions. These instructions can 
manipulate 1 oyte long binary data. Memories are also 
only one oyto long. Therefore, it is convenient to treat 
binary data oy one byte increments. bet BL, H« and HM be 
the decimal representation of the lo:v byte, the medium 
pyte and the high byte of t-h* binary data. Thus, the 
integer representation o£ the binary data is given by 
SH * 216 + RM * 23 + OL Cfi-1) 
where 0ZHH&1, 0£iv-i<28 rind n<;pr,<?8 . n0w, lot no, ni, D2, 
03, hi and 055 oe the digits of the RCD representation of 
this  binary data ^here no is the least significant digit 
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^nd     05     is     the     .T.ost   significant   digit.     Therefore,   the 
inte'ier   representation  of   Mils   da to   is  also  cjiven  by 
or 
D5> 1 05 + D-U1 04+03*103 +n?n"2 +ril *\ 0 + 00 
C( C(05*10*04) •M0+D3)*11 + n?)* 1 Of 01 )* 10 + 00 (6-2) 
First, the basic Idea of this algorithm is 
introduced. From expressions 6-1 and 6-2 the next 
e-.)i; -3r. ion is oota i.ned. 
8JI*2l6f OM*28 +0L 
= ( (c (05 +:i0fO4) *io+03)*i n+r>?)*io+Di )*i o+no 
/hen  uoth  sides   are   divided  hv   10   one  has 
(B!-i*2l6f3M»28 +y[j)/10 
:( ((05*10 + 0-1) 4-1 n + 03 )*l Of n? 1*1 Of D I +00/10     . (6-3) 
The reT.-ainder of this division is DO. when the quotient 
of this division is divided tw 10 the remainder is 01. 
Tn the same manner 02, 03, 04 and 05 are calculated. 
A problem arises when this algorithm is executed by 
the 30?1 microcomputer instruction set. The dividends of 
the divisions In tnis alnorlthm are, at most, 3 bytes 
Ion;. However, the division instruction of R051 can only 
deal ,vltn  1  byte  long  data.    Therefore,  a  special 
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calculation   is   needed In  order  to  perform  the so 
divisions. 
The rijht hand side of ruination 6-3  Is  changed  as 
the tollowirrj; 
0>H + 2,S + ;.V-H;>? -tnu/io 
= R >' * ( 6 5 5 3 + 3 / TO + f \ M * ( 2 F.i H / 51 + '* r, / 1 0 
=BH*655 3f (BM/5) *3 + R.,**?^ + (N'-'/S )*3+BI,/ 10 (6-4) 
The dividends in expression 6-4, an, BM and Bti, are all 1 
nvte lonrj. Therefore, the fl()5l can execute those 
divisions directly. Since HH is smaller than 4 the 
quotient of BH/5 is zero and the remainder Is BH. Thus, 
BH/5 does not have to be done. 
Let yM .^na RM be the quotient and the remainder of 
HM/b. OFJ and I'll are similar lv related to Bl,/10. 
I'neref.ore, 
RM/5 = ;>M + PV/5 (6-5) 
an 1 
Rr./to = :;i. f RI./IO (6-6) 
vhere Q^i51, R'K4, QL^25 and Pt:«:f>. Prom expression 6-4 
and equations 6-5 and 6-6 t-ne next expression is 
ootained. 
1 no 
(BU?2,G + !V-U2,! + 'U,)/tO 
= BI'*b-j53 + a'Ht2r5+O>,t3+Oi,+ (RH*ft + KM*6 + ML)/10 (6-7) 
The dividend, Bir + 6 + P.N'*6 + "Ij, ts at. most 3*6+'1*6 + 9 = 51 . 
Theref.ore, it is one bvte l.onn and the rUvislon is 
performed easily. 
When OR and PR ronresont-. the quotient and the 
re (i-ninder of the division in expression 6-7 this division 
is expressed oy 
rBH*6 + RM*6 + Kr..)/10 = Q» + PR/10 (6-8) 
vnere QUZ5   and RFK9.  Then expression 6.-7 is  chanqed  as 
the £ollo;vln;j; 
(BH*2,6 + B-1*2*+R!,)/10 
= at(*655 3 + iV-!*25 + 0M*3 + QT( + OP + RP/10 (6-9) 
According to equation 6-3, the remainder of expression 
6-9 Is equal to HO. Therefore, no is calculated us.in a 
equation 6-8. In order to determine the hinher diaits, 
ni, D2,---- , the Intoner nar*- o£ expression 6-Q is 
treated as the oriqinal data, Bli*2l6 + HM*?8 + BI,, and 
emation 6-<3 is used. 
The -nultipication P.H*6tiri3 in expression 6-9 can  not 
oe  executed by the 1-hytn long mtiltipication instruction 
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easily. However, this is nasll" executed by the addition 
Instruction because MM is s'^'lpr than 4. Therefore, the 
H05t microcomputer instructions ran easiiy convert binary 
data into a CD datii using this algorithm. The flow chart 
o£ this fXl'Torithn is shown In Figure 6-2. 
1 no 
(   START ") 
•i - n 
 >k  
KM - the high bvte of the binary data 
BM - the medium hvte nf the binary dat^ 
fU.i - the lo'* byi-" nf the binary data 
5k. 
O'l - the mint lent of O-M/5 
KM - the mwlndnr of! rii*/s 
3L - the quotient of. R1./I0 
P.Li   -   the   ra7iM.nH«r   of   HI,/10 
RP - 
the quotient- of f «»'*ei+-RM + 6 + RI.) /10 
the remainder of C»n*6 + RM*6+-RT,) / If) 
n>; - pn 
^k_ 
M  -  M+1 
\' 
yes 
X END ) 
no 
GH - tne hiqh byte of M*6Sr)? + '/*2,5+9M *3 f QF.+QR 
BM - the medium byte of H*5S53 + d*25 + 9N<* 3 + 9L + 0R 
BL - the lo»> byte of n + fic;S3 + M*2S + OM*3 HU.+OR 
Figure  6-2: IMnarv   to   BCP   alqorithm 
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7, Circuit Performance 
7.1 Theoretical Performance 
The measurement acrnricv depends on the following 
four factors: 
- the nonlinear transfer characteristics  of  the 
CT, 
- nonlinear!ty of the multiplier, 
- conversion accuracy of the A/n converter, 
- quantization error of A/n conversion. 
l'nese four factors can not bo trimmed out by external 
neans. The ripple at the outnut of the power computation 
circuit is also a factor in the xieasurement accuracy. 
However, the 120 Hz component of the current in the power 
distribution system, which determines the magnitude of 
the 60 Hz ripple (see sections 2.2 and 5.2), is not 
generally simificant. Therefore, the ripple is not 
generally significant and is not fiaured in the analysis 
in this section. The foii.owinn analysis is to determine 
the accuracy of the power monitor circuit for the maximum 
possible error. 
The ^unrobe SAfiOKfJ-i cT causes, at most, I hit error 
at the output of the A/n converter according to the 
discussion  in  section  *.4.  The f-:xar Integrated Svstem 
1 ni 
XP-220S" multiplier has a maximum irreducible output 
error ot 1.0 % of full sc.ile, or 100 wV, This error 
causes 7.5 pits of error at the output of the A/D 
converter. The conversion qccnncy of. the Analoa Devices 
ADS70 A/D converter is within n.s bits difference. Since 
th? reconstruction level, of the quantization is the 
niddle of. the decision levels the maximum quantization 
error is 0.5 bits. Therefore, the total error caused by 
these four factors is, at most, 4.5 bits at the output of 
the A/D converter. 
'■'ote that :nore than half the amount of this error is 
caused'by the nonlinear j tv of t.hP multiplier. Therefore, 
the measurement accuracv of the circuit is easily 
improved oy employing a multiplier with smaller 
n o n11n e a r i t y errors. 
The maximum output error of the power monitor 
circuit is determined by us Inn the maximum bit error and 
the .vei.jht of one bit. The result is shown in Table 7-1. 
In this table the maximum power in each case is when the 
v0.lta-.7e Is 10 ■}, above the nominal value and the current, 
is 10 ?-, -U>ove the maximum value. 
The maximum, output error is 1.09 % of the maximum 
value. Therefore, the nutnut display of the three 
significant diyits Is considered to be meaningful. 
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o 
0N 
power 
distribution 
system 
current 
level 
output error ( $ of the maximum power ) 
power of a line total power for 3-line system 
120 V line 
low 630 W (1.89$) 1890 W (1.89$) 
high 612 W (1 .8318) 1836 W (1.83$) 
277 V line 
low U53.5 W (1.89$) 4360.5 W (1.89$) 
high U13 W (1 .83$) 4239 W (1.83$) 
Table 7-1:   Output error of the power monitor circuit 
7.2 Test of Circuit Performance 
l'he measurement accuracy was experimentally tested. 
rne accuracy of Power measurement on a 170 V, 1-line 
system *'as used. Such a test is sufficient because the 
neasurenerit accuracy depends nni.v on the four factors 
mentioned before. Moreover, only the case of various 
magnitude levels arid phase anoles of the 60 Hz sinusoidal 
current waveform was tested since the power in the 
specific power distribution system is a function of these 
current vaveforms. 
For convenience the designed power monitor circuit 
was nodifled so that the modification does not affect the 
measurement accuracy. In nlace of the power distribution 
system a special test circuit »^ used to examine the 
modified power monitor circuit since it is difficult to 
ootain 0 - 230 A currents in the laboratory. The 
modifications of the power monitor circuit and the test 
circuit are discussed first. Then, the result of the 
tests are shown. 
The power monitor circuit for the test is shown in 
Figure 7-1. This circuit uses the SDK-51 (MCS-51 System 
Desijn '<it [7J ) as the «or>l microcomputer in order to 
facilitate the projramina. Thp use of the snK-51 changes 
the interface circuit of the microcomputer. However, the 
cnan./e of the  interface  rircnit  does  not  affect  the 
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phase shift 
system 
ground 
o Vv 
■15V 
o   voltage 
15V  offset 
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ground 
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iD- 
gain Kj 
o VT 
15V 
input   y A 
bias   f> 6   voltage 
-15V  offset 
77T 
current 
offset 
SA60EN-1 
(a) voltage and current measurement circuit 
Figure 7-1 Modified power monitor circuit 
(1 of 3) 
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interface circuit 
of Port 1 
(see the last page) 
74(H*j £& 
to control pins 
of 7^125 TTL 
gates of the 
manual switches 
to B/C of the 
A/D converter 
from the 
current level 
detector 
from DR of the 0 
A/D converter 
(c) interface circuit of SDK-51 Port 3 
Figure 7-1 Modified power monitor circuit 
(3 of 3) 
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accuracy of the power .neanurnaicnt. The microcomputer 
program is also chantjerl tor rMs interface circuit. In 
ordpr to measure the powrr of the 1-llne system only one 
voltage and current set nped be measured. Therefore, the 
voltage aiiiJ current measurement circuit is modified and 
the iine selection switches are removed. The 
configuration of the voltane -ind current measurement 
circuit Is explained later her-iu.se it is related to the 
test, circuit of this modified nower monitor circuit. 
The test circuit and a nart of the .nodlfied power 
monitor circuit are shown In P'lTure 7-2. The voltage of 
the 120 V power distribution svstern, V|20, is fed to the 
VT. v)20 is also fed to the step-down transformer. The 
secondary winding of thr» stun-down transformer is 
connected to the CT thronnh the resistor fl, in order to 
supply current to the CT's nrinary wlndim. The 
secondary voltage of rnis step-down transformer Is 
controllable. Therefore, the magnitude of the CT's 
primary current can be channed by controlling the 
secondary voltage of the st.pn-dovn transformer. The 
magnitude of the CT's primary current c^n he determined 
fty tne voltage across R| , vR, . The primary turns of the 
~r is 200. The enuivaient primary current when the CT's 
orinary turn is one, Xpi , is obtained from 
1 1 1 
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Figure 7-2:   Test circuit 
-d a part of the modified power monitor circuit 
X pi = 200 VR, /R, 
'•'o" this current/ ipi , can be «i«;st).iie'.i to be the magnitude 
of the current in the POVPT distribution system. 
because of the st-pn-dnwn transformer and the 
secondary 109.Is of. this transformer vi2o and Tpi have some 
Ph^se anqle difference. However, the phase anile 
.11 f. fer ence oet.«een V)2o and T pi was experimentally 
measured and found to he constant at the maanitude ramie 
0 - 230 A of I.pi . .In other words, current waveforms of 
various levels are obtainpd hv controlling the secondary 
volt acre of the step-down transformer. However, the phase 
angle of that vavefonn remains constant. 
ficcordinrj to the discussion in section 4,4 the phase 
angle difference between "v and vI60, i.e. 6, of the 
designed pover monitor circuit "inals that between the 
voltage rind the 60 I!z comnonent of the current of the 
system, ^60-9, when the current In the system is in the 
hiyh levels. Thus, S of this circuit can be assumed to 
equal SPeo-#vhen X pi Is in the hl.qh level. The S of this 
circuit C;in oe charmed by r.h^ function of the LPF after 
the VT or CT. That is, chano-ins the /can imitate the 
various pnase -in-jles of thp current waveform in the power 
distribution system. The magnitude of Vv and Vx can be 
adjusted to the proper values hv the Potentiometers. 
1 1 3 
The t/to assumptions qbout T p, -ind S do not af. feet 
trie ne-iSureTient accuracy nf the circuit. Therefore, 
us lo .7 this test circuit: and the modified oower monitor 
circuit the accuracy of. the nnver measurement of the 
•ies i ;.rned po*-er monitor circuit can be determined. The 
po*'er of the po'.'er distribution system (imitative power 
of the test circuit) can ho calculated PV usimj the 
relation 1201p|Cos<f. Fiqnres 7-1 through 7-7 show the 
output indications of the no'«er monitor circuit vs. the 
magnitude on the current in thp syste-n for different 
phase -inrfl.es. The figurps also sho*' the imitative oower 
of the test circuit and the irigximum possible error 
mentioned in the last section. Errors of all the output 
indications of. trie power monitor circuit are less than 
the oredlcted maximum possible error. 
1 t a 
output indicasion [kW] 
30 - 
20 ~ 
10 - output indication 
calculated power 
calaulated power 
with the maximum 
possible error 
100 
I dpi ) [A] 
200 
power in 120 V, single-phase, 2-wire system 
Figure 7-3:   Output indications 
of the power monitor circuit 
when 9io  - 6   = 0   ( <f = 0) 
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output indicasion [kW] 
30 
20 - 
10 output indication 
calculated power 
calculated power 
with the maximum 
possible error 
100 
I (Ipi ) [A] 
200 
power in 120 V, single-phase, 2-wire system 
Figure 7-4:   Output indications 
of the power monitor circuit 
when y60  - 9  = 20° (6 =  20°) 
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output indication [kW] 
30 - 
20 
output indication 
calculated power 
calaulated power 
with the maximum 
possible error 
100 200 
I   (Ip. )    [AJ 
power   in  120  V,   single-phase,   2-wire   system 
Figure  7-5:       Output  indicasions 
of  the  power  monitor  circuit 
when fro -  6 =  40°     ( f =  i0° ) 
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output indication [kW] 
30 
20 
10 
output indication 
calculated power 
calculated power 
with the maximum 
possible error 
100 200 
I (Ipi ) [A] 
power in 120V, single-phase, 2-wire system 
Figure 7-6:   Output indications 
of the power monitor circuit 
when iPso   -  6  =   -20°  ( 6 =   -20° ) 
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output indication [kW] 
30 
20 
10 - 
output indication 
calculated power 
calculated power 
with the maximum 
possible error 
power in 120 V, single-phase, 2-wire system 
Figure 7-7:   Output indications 
of the power monitor circuit 
when y60 - B  =  -A0°      (cT  = -40° ) 
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8. Conclusion 
In the paver monitor circuit CT's are user) for 
current .Measurement. in this C-ISP the power measurement 
in the po^er distribution svstcn must be based on the 
fact thrit the power in the 5"sr.c"i is determined by the 
volt Aye Waveform an^ the fin H7, component of the current 
vaveforn of the system. The reason is tnat it is 
l-nposstole to measure tr-e e-xact waveform of the current 
oy a CT because the CT's transfer characteristics depend 
upon frequency. Moreover, in order to reduce the error 
caused by the CT some special circuits are needed to 
compensate for the CT's transfer characteristics for the 
various current levels. The deslnn of the power monitor 
circuit is based on these arnnmonts and the error caused 
by a particular CT is held wlt-htn .1 bit out of 28 bit for 
the full scale. 
In this tiorK the power monitor circuit employs a 
nicrocorputer Cor the aiaitai computation. Usually a 
power monitor circuit wor^s in a control system. 
Therefore, the microcomputer can be also used to 
communicate to the other circuits In the control system, 
because of the no.verfui function of the FT tcrocomputer 
several different circuits including other power monitor 
circuits can share the same microcomputer for calculation 
or  control uses.  t'orpover, the mi crocomnuter can easily 
1. ?n 
add ne" functions to n-.p nover monitor circuit: e.tj., 
enei'jy and peax nover iiensurements in the power 
distribution s/stem. Those a-id it lonal quantities are 
also useful to fcnow in po^er distribution systems. 
In this worK it Is assumed that all other CT'r, of 
the sa?ie :nodel have exartly the same transfer 
crur :ict.er istics determined for one particular CT. 
However, different CT's. of thp same model usually have 
slightly different transfer characteristics. In other 
words, the iitference of the transfer characteristics 
anoru CI" s in the same model has not been considered in 
this wort, However, this is as important as the 
consideration of the transfer characteristics themselves 
necause well matched r"1" s nre Important. Further 
research coul:J be done to consider this difference and 
chose CT's which cause the smallest measurement error. 
1?1 
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Appendix A 
Analysis   of.   the  Kciujvnlent  Circuit  for a  Current 
T r a n s t o r i! e r 
The quantities Te, Xe , r?e an-l NWs» as shovn in 
Figure 3-7, are now calctil ated. Tne phasor diagram of 
this circuit is shown in I'nnr" A-l. M, RWs and P2 are 
assuded KncMn, whereas K, uR2 , v2 , v, and t, are assumed 
to be measure 1 quantities.  Te is given by 
Ie = VBa /P.2 (3-5) 
•vhere  Vp>2 IS the voltage across R2.  The ima^in-ary parts 
o£ V2   and H  arp equal 
'Jz   sin i| = K sin ^.    , 
"•here rj is ths phase angle difference between V2 and Te . 
Thus, r\_   is given r.w 
^ = sin"'{(F;/V2 )Sin K  > (A-l) 
The     real   part   of   v2    is   the   voltaqe  across   the  resistance 
Pws    arid   Ke» 
'^2   cos fj   =   re   (   Kws  +   r?e   ) (A-2) 
3y  usinq  equations  A-l   and  A-?  "e   [S   -jivon by 
1?3 
Imaginary  axis 
A 
■* 
JXeI« 
ReIe 
Figure A-1 :   Phasor diagram 
of the circuit in Figure 3-7 
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te   =   (Vz/ie)cosrsin"'{fF:/v2isln^>]-KW/s (3-M 
Because the primary current J.s 2<*ro Re Is -ilven by 
Re = x v, (A-3) 
Ke     is     r:fie     su:n     of     the     volt-iaes     across     Re     and   jXe. 
Therefore, 
=    ^/l§«e   +   TeX (A-4) 
Usin-j  equations   '\-l   *nd  A-4   X     1s   alven  by 
Xe   =   y/c'fa V? /le 3-R| (3-7) 
The   iticninnry  part  of  K  is   the   snrii  o£  the  voltaues  across 
Xe   *n,i  X'LS .     Therefore, 
S  sin $ =   T.eXe   f  Te:< LS 
Thus,   X'ls    is   jiven  by 
KLS   =   (3/Ie)sin^-Xe (3-H) 
Usini these ca] culatp-i vainps, re, ^e, Xe and X'LS , 
l's rsnd I| of: the circuit in Finure 3-6 can be ca.lcuj atari. 
T.n this circuit h~ ws and ^L -Te slso krio'vn. The ohasor 
djH-jr^i: in the complex pl^no of this circuit is shown in 
Fly-ire A-2. Fe is tnr> vollime across Re ''•nd iXe when 
le floA'S.  Therefore, Te is glvpn by 
1 25 
Imaginary axis 
■> Real axis 
ReIe 
Figure A-2:   Phasor diagram 
of the circuit in Figure 3-6 
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= I. v/^IT^ (A-5) 
When   t$   tlc>"s   the   voltage   irrnss   ;jxls ,   Kws  and  F?L   is  also 
Ee.     Therefore, 
Is/Cln+Rvvs)2 *xfs (A-6) 
nsln? equations A-5 and A-6 Ts 1s given by 
I.s   =   le \/ve*-Xe/ ^CPL ♦lJwsiJ +YLS (3-9) 
'•low the phase anqle difference between LS and Re and the 
one between Ig *r>d Ke are denoted t) and % respectively. 
0 and   % are  given  by 
i) =   tarf'lXLs /(Rws + F'L )> 
-i £ =   tan '(Xe/Re) 
^ec-iuse  Ti  is  the  sum of Is and T.e I, is given by the 
f o 11 o !.v 1 n ? formula: 
Ii = \/<Iecos(£-i»-»]s }2 f^TeSinC^-i))}2 (3-10) 
In  the  phasor  diagram  T|  and  le  satisfy  following 
relation: 
(i sin d =   ]e sin(%-0) 
Then oL  is   tfiven  by 
ot =  sin"'{( re/T| )sin(^-i)l> 
1 V7 
(3-11) 
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